## **EUROPEAN PATENT APPLICATION**

(43) Date of publication: 15.12.1999 Bulletin 1999/50 (51) Int. Cl.6: H02M 3/335

(21) Application number: 99110625.3

(22) Date of filing: 02.06.1999

AL LT LV MK RO SI

(84) Designated Contracting States: AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE Designated Extension States:

(30) Priority: 12.06.1998 DE 19826152

(71) Applicant: DEUTSCHE THOMSON-BRANDT GMBH 78048 Villingen-Schwenningen (DE)

(72) Inventors:
Rehm, Markus
78052 Villingen-Schwenningen (DE)

· Riesle,Thomas

78052 Villingen-Schwenningen (DE)

Rodriguez-Duran, José-I.

78050 Villingen-Schwenningen (DE)

 Zee, Kum Yoong 81100 Johor (MY)

Chan, Choon Meng
 Singapore 310254 (SG)

(74) Representative:

Rossmanith, Manfred, Dr. et al Deutsche Thomson-Brandt GmbH, Licensing & Intellectual Property, Karl-Wiechert-Allee 74 30625 Hannover (DE)

## (54) Arrangement having a switched-mode power supply and a microprocessor

(57) In an arrangement comprising a switched-mode power supply with a control loop and a microprocessor, the switched-mode power supply has a normal mode and a low-power mode with a burst mode. The microprocessor is connected via an output to the control loop and uses this to control the burst mode of the switched-mode power supply directly. The control loop of the switched-mode power supply monitors, in partice.

ular, a secondary output voltage, so that the output of the microprocessor is connected to the control loop, for example via a simple resistor network or a transistor stage. The clock frequency and the duty cycle of the burst mode are permanently stored in the microprocessor and can be defined for the switched-mode power supply directly, for example using TTL logic.




Fig 1

### Description

### BACKGROUND

[0001] The invention is based on an arrangement having a microprocessor and a switched-mode power supply with a control loop, the switched-mode power supply having a normal mode and a low-power mode, e.g. a standby mode, with a burst mode. Arrangements of this type are used in television sets or video recorders, for 10 example.

[0002] In the low-power mode, switched-mode power supplies frequently use a so-called burst mode, in which the switching transistor is turned off completely at a low clock frequency, e.g. 100 Hz, during an off-phase. During the on-phase of the burst mode, the switched-mode power supply operates at its normal switching frequency, at which there is active control, e.g. 16 kHz. This means that the burst mode ensures that the switched-mode power supply transfers power to the secondary side only during the short interval of the onphase, in which the said switched-mode power supply is able to operate at a high switching frequency; as a result of this, a switched-mode power supply, in particular an isolating-transformer switched-mode power supply, can be used to achieve very low standby powers. Switchedmode power supplies having a burst mode are disclosed in EP-A 0 386 989 and DE-A-195 18 863, for example.

[0003] This burst mode is produced either by a special switched-mode power supply IC or by an additional circuit arrangement on the primary side of the switched-mode power supply.

[0004] The invention is based on the object of specifying an arrangement which has a very reliable burst mode and, in addition, reduces the circuit complexity.

### BRIEF SUMMARY OF THE INVENTION

[0005] This object is achieved by the invention indicated in Claim 1. Advantageous developments of the invention are indicated in the subclaims.

[0006] According to the invention, a switched-mode power supply having a control loop and having a normal mode and a low-power mode with a burst mode is connected to a microprocessor connection by means of which the said microprocessor controls the burst mode of the switched-mode power supply. Since devices such as television sets or video recorders usually already have a microprocessor anyway, the circuit complexity for 50 the burst mode is very low. This is particularly true in a switched-mode power supply with mains isolation if the control loop of the switched-mode power supply monitors a secondary output voltage, so that the output of the microprocessor can be connected directly to the 55 control loop via one or more resistors or possibly a transistor stage. In battery-operated devices without mains isolation, the arrangement can be designed in the same

way.

[0007] This means that the microprocessor is able to control the clock frequency and the duty cycle of the burst mode directly without an analogue/digital converter, for example using TTL logic.

[0008] A fixed duty cycle can be defined for the burst mode by the microprocessor, which provides steady burst-mode operation even with very low standby powers, such as 2 watts. By changing the clock frequency and the duty cycle, the switched-mode power supply can be matched quickly to changes in conditions. The burst mode can be started in a controlled manner whenever a user switches the appropriate device to the low-power mode, and is not produced indirectly, as is presently the case in a television set, for example, where turning off the deflection and the video stages, which causes the output voltages of the switched-mode power supply to rise, initiates the low-power-mode.

In the low-power mode, the microprocessor-[0009] controlled burst mode can also reduce the output voltages considerably, for example to 50%. In a television set, this can produce a soft picture collapse. For this type of use, when a user switches the television set to low-power mode, the microprocessor firstly reduces the system voltage and only then, after a delay, turns off the deflection and the video circuit. Without this procedure. the picture tube of the television set would light up briefly. When switching from low-power mode to normal mode, the deflection and the video stage are switched on after a delay, and only after the output voltages of the switched-mode power supply have stabilized. This means that faults in the deflection cannot occur when it is turned on, because, when it is turned on, its power consumption loads the output voltages of the switchedmode power supply significantly, so that voltage fluctuations can occur

[0010] In addition, the microprocessor-controlled burst mode reliably handles an overload, caused by a short circuit, for example. In the previous burst mode, the switched-mode power supply would change over to the normal mode in the event of a short circuit, because the higher power requirement causes it to assume that the television set has been switched to normal mode. In the microprocessor-controlled burst mode, on the other hand, the burst mode is defined to be fixed, and changeover is possible only as a result of a user command via the microprocessor. It is likewise impossible for the switched-mode power supply to change to the burst mode unintentionally, for example if the power consumption in the normal mode is very low for a short time. Since the burst mode is initiated indirectly in previous designs, never directly by a user, the logic decision for the switched-mode power supply to change to the required low-power mode is never as reliable as when there is direct input via the microprocessor.

## BRIEF DESCRIPTION OF THE DRAWINGS

[0011] The invention is explained in more detail below by way of example, using exemplary embodiments illustrated in the figures.

Figure 1 shows a switched-mode power supply with a control loop connected to a microprocessor, and Figure 2 shows a drive stage for connecting an output of a microprocessor to a control loop.

# DESCRIPTION OF THE PREFERRED EMBODIMENTS

The switched-mode power supply shown in [0012] Figure 1 operates on the flyback-converter principle and has its input connected to a mains voltage UN which is converted by means of a rectifier G1 and a capacitor 3 to a smoothed DC voltage (voltage U1). The switchedmode power supply contains a transformer Tr with a primary winding W1, connected in series with the voltage U1 and a switching transistor T1. In this exemplary embodiment, the driver stage of the switching transistor T1 is produced by an integrated circuit 7, although other solutions, with discrete transistor stages which can operate both in free-running and synchronized fashion, are also possible. A resistor 8 connected to the voltage U1 is used to enable the switched-mode power supply to start up. During operation, the switched-mode power supply is itself supplied with voltage by means of an 30 auxiliary winding W4, a diode D12, capacitor 9 and resistor 10. The switching transistor T1 is operated by the integrated circuit 7, for example using a squarewave signal 6 at a frequency usually higher than 16 kHz, since the switched-mode power supply is not able to 35 cause any audible noises in this frequency range and the transformer becomes more compact at a higher fre-

quency.
[0013] The switched-mode power supply uses secondary windings W2 and W3 of the transformer Tir to produce output voltages U2 and U3, which are smoothed by rectifiers G2 and G3 and capacitors 17, 18. The output voltages U2 and U3 are stabilized by a control loop, the control loop note promoceded to the output voltage U3 in this exemplary embodiment. In this instance, the control loop is represented in simplified form by a resistor 14 and an optocoupler 13, and transmits an analogue signal to a control input 1 of the integrated circuit 7. The microprocessor 16 can use a digital signal, for example a TTL signal, from its output 19 to start the burst mode and the normal mode of the switched-mode power supply directly.

[0014] In the exemplary embodiment shown in Figure 1, mains isolation is produced by the transformer Tr and the optocoupler 13, the windings W1 and W4 being arranged on the primary and the windings W2 and W3 being arranged on the secondary. Other refinements, such as the use of a transformer instead of the optocou-

pler 13, or transmission of the control signal via the transformer Tr in the off-phase of the switching transistor T1, are also possible. In battery-powered devices, the arrangement is produced using a microprocessor 16 and a switched-mode power supply without mains isolation.

Figure 2 shows the secondary control loop, based on the voltage U3 to be regulated, and the secondary circuitry of the optocoupler 13. Two transistor stages T2 and T3 are used to amplify fluctuations in the output voltage U3 and transmit them to the input 24 of the optocoupler. In this exemplary embodiment, the output 19 of the microprocessor 16 is connected to the control loop via a simple transistor stage 21 comprising a transistor T4 and two resistors 22, 23. Using a TTL signal, the microprocessor 16 can switch between lowpower mode and normal mode: when the output 19 switches to "0" or "low", then the transistor T4 is off and the voltage U4 at the base of the transistor T3 is high, so that the transistor T2 is on and, as a result, the output voltage U3 is actively controlled. If the output signal from the output 19 is "high", then transistor T4 is on and therefore pulls down the base voltage U4. This turns on the transistor T3 fully, so that a maximum signal is transmitted via the optocoupler 13, as a result of which the switched-mode power supply turns off.

### Claims


- Arrangement having a microprocessor and a switched-mode power supply with a control loop, said switched-mode power supply having a normal mode and a low-power mode with a burst mode, characterized in that the microprocessor is connected to the control loop via an output by means of which the microprocessor controls the burst mode of the switched-mode power supply.
  - Arrangement according to Claim 1, characterized in that the switched-mode power supply has mains isolation and in that the control loop of the switchedmode power supply monitors a secondary output voltage.
- Arrangement according to Claim 2, characterized in that the microprocessor is arranged on the secondary side, in that the output of the microprocessor is connected to the loop on the secondary side, and in that the microprocessor uses a resistor network and/or a transistor stage to control the clock frequency and the duty cycle of the burst mode directly, for example using TTL logic.
  - Arrangement according to Claim 1, 2 or 3, characterized in that the clock frequency and the duty cycle of the burst mode are permanently stored in the microprocessor.

EP 0 964 503 A2


20

25

- Arrangement according to one of the preceding Claims, characterized in that the duty cycle of the burst mode is chosen such that the output voltages of the switched-mode power supply are markedly reduced, for example to 50%.
- Arrangement according to Claim 5, characterized in that the arrangement is located in a television set, and in that the deflection circuit and the video circuit are turned off when the low-power mode is started only if the output voltages of the switched-mode power supply are markedly reduced, and in that, when changing over from the burst mode to the normal mode, the deflection circuit and the video circuit are turned on after a delay.



.



F. 9

BNSDCCID: «EP ONE #10340 1

## EP 0 964 503 A3 Office européen des brevets

(12)

## **EUROPEAN PATENT APPLICATION**

(88) Date of publication A3: 22.12.1999 Bulletin 1999/51 (51) Int. Cl.6: H02M 3/335

(43) Date of publication A2: 15.12.1999 Bulletin 1999/50

(21) Application number: 99110625.3

(22) Date of filing: 02.06.1999

(84) Designated Contracting States: AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE Designated Extension States: AL LT LV MK RO SI

(30) Priority: 12.06.1998 DE 19826152

(71) Applicant: DEUTSCHE THOMSON-BRANDT GMBH 78048 Villingen-Schwenningen (DE)

(72) Inventors: • Rehm. Markus

78052 Villingen-Schwenningen (DE)

Riesle, Thomas

78052 Villingen-Schwenningen (DE)

· Rodriguez-Duran, José-I. 78050 Villingen-Schwenningen (DE)

· Zee, Kum Yoong 81100 Johor (MY)

· Chan, Choon Meng Singapore 310254 (SG)

(74) Representative:

Rossmanith, Manfred, Dr. et al Deutsche Thomson-Brandt GmbH. Licensing & Intellectual Property, Karl-Wiechert-Allee 74

30625 Hannover (DE)

Arrangement having a switched-mode power supply and a microprocessor (54)

In an arrangement comprising a switched-(57)mode power supply with a control loop and a microprocessor, the switched-mode power supply has a normal mode and a low-power mode with a burst mode. The microprocessor is connected via an output to the control loop and uses this to control the burst mode of the switched-mode power supply directly. The control loop of the switched-mode power supply monitors, in particular, a secondary output voltage, so that the output of the microprocessor is connected to the control loop, for example via a simple resistor network or a transistor stage. The clock frequency and the duty cycle of the burst mode are permanently stored in the microprocessor and can be defined for the switched-mode power supply directly, for example using TTL logic.




Fig 1



### **EUROPEAN SEARCH REPORT**

Application Number EP 99 11 0625

	Citation of document with	indication, where appropriate		T = .	
Category	of relevant pas	sages		Refevant to claim	CLASSIFICATION OF THE APPLICATION (Int.CL6)
A	DE 195 45 659 A (T 12 June 1997 (1997 * abstract; figure * column 3, line 2	-06-12) 1 *	1)	1,3	H02M3/335 H04N5/63
١	US 5 491 794 A (WU 13 February 1996 ( * abstract; figure * column 3, line 1 * column 6, line 7	1996-02-13) 1 * 5 - line 25 *		1,2	*-
	DE 195 18 863 A (T 28 November 1996 ( * abstract; figure	1996-11-28)	1)	1	
ı	DE 198 37 919 A (S 11 March 1999 (1999 * abstract; figure * column 1, line 40 * column 2, line 54	9-03-11) 1 *		1-3	
	* column 2, line 54 * column 3, line 16	4 - line 63 *			
	cordinar 5, Trice 10				TECHNICAL FIELDS SEARCHED (Int.Ct.6)
					H92M H94N
			1.1		
	The present search report has i	been drawn up for all claims			
	Place of search THE HAGUE	Date of completion of the		T	Examiner
		3 November	1999	This	sse, S
X : partio	TEGORY OF CITED DOCUMENTS ularly relevant if taken alone ularly relevant if combined with another nent of the same category	E : earlie after t her D : docum	patent docu	the application	rention ned on, or

### ANNEX TO THE EUROPEAN SEARCH REPORT ON EUROPEAN PATENT APPLICATION NO.

EP 99 11 0625

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on The European Patent Office is no rows plable for these particulars which are merely given for the purpose of information.

03-11-1999

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
DE 19545659 A	12-06-1997	NONE	
US 5491794 A	13-02-1996	CN 1068005 A,B DE 69218308 D DE 69218308 T EP 0522328 A ES 2098392 T JP 5207313 A	13-01-1993 24-04-1997 03-07-1997 13-01-1993 01-05-1997 13-08-1993
DE 19518863 A	28-11-1996	DE 59601132 D EP 0744819 A JP 8322247 A US 5703764 A	25-02-199 27-11-199 03-12-199 30-12-199
DE 19837919 A	11-03-1999	NONE	

For more details about this annex; see Official Journal of the European Patent Office, No. 12/82

